Skip to Main content Skip to Navigation
Journal articles

Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around

Youssouf Guerfi 1 Guilhem Larrieu 1
1 LAAS-MPN - Équipe Matériaux et Procédés pour la Nanoélectronique
LAAS - Laboratoire d'analyse et d'architecture des systèmes
Abstract : Nanowires are considered building blocks for the ultimate scaling of MOS transistors, capable of pushing devices until the most extreme boundaries of miniaturization thanks to their physical and geometrical properties. In particular, nanowires’ suitability for forming a gate-all-around (GAA) configuration confers to the device an optimum electrostatic control of the gate over the conduction channel and then a better immunity against the short channel effects (SCE). In this letter, a large-scale process of GAA vertical silicon nanowire (VNW) MOSFETs is presented. A top-down approach is adopted for the realization of VNWs with an optimum reproducibility followed by thin layer engineering at nanoscale. Good overall electrical performances were obtained, with excellent electrostatic behavior (a subthreshold slope (SS) of 95 mV/dec and a drain induced barrier lowering (DIBL) of 25 mV/V) for a 15-nm gate length. Finally, a first demonstration of dual integration of n-type and p-type VNW transistors for the realization of CMOS inverter is proposed.
Complete list of metadata

Cited literature [29 references]  Display  Hide  Download

https://hal.laas.fr/hal-01942311
Contributor : Guilhem Larrieu <>
Submitted on : Wednesday, June 26, 2019 - 10:30:29 AM
Last modification on : Thursday, June 10, 2021 - 3:02:54 AM

File

document(1).pdf
Publisher files allowed on an open archive

Identifiers

Citation

Youssouf Guerfi, Guilhem Larrieu. Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around. Nanoscale Research Letters, SpringerOpen, 2016, 11, pp.210. ⟨10.1186/s11671-016-1396-7⟩. ⟨hal-01942311⟩

Share

Metrics

Record views

120

Files downloads

255