J. Appenzeller, J. Knoch, E. Tutuc, M. Reuter, and S. Guha, Dual-gate silicon nanowire transistors with nickel silicide contacts, International Electron Devices Meeting. IEDM'06, pp.1-4, 2006.

S. Bangsaruntip, G. M. Cohen, A. Majumdar, Y. Zhang, S. U. Engelmann et al., High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling, 2009.

, IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, pp.1-4, 2008.

T. Ernst, E. Bernard, C. Dupre, A. Hubert, S. Becu et al., 3D multichannels and stacked nanowires technologies for new design opportunities in nanoelectronics, IEEE International Electron Devices Meeting. IEDM'08, pp.265-268, 2008.

D. Park, Dimensional GAA transistors: twin silicon nanowire MOSFET and multi-bridge-channel MOSFET, IEEE International SOI Conference, vol.3, pp.131-134, 2006.

K. H. Yeo, S. D. Suk, M. Li, Y. Yeoh, K. H. Cho et al., Gate-all-around (GAA) twin silicon nanowire MOSFET (TSNWFET) with 15 nm length gate and 4 nm radius nanowires, Electron Devices Meeting, pp.1-4, 2006.

I. Ferain, C. A. Colinge, and J. Colinge, Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors, Nature, vol.479, issue.7373, pp.310-316, 2011.

C. Lee, S. Yun, C. Yu, J. Park, and J. Colinge, Device design guidelines for nano-scale MuGFETs, Solid-State Electron, vol.51, issue.3, pp.505-510, 2007.

L. Ansari, B. Feldman, G. Fagas, J. Colinge, and J. C. Greer, Simulation of junctionless Si nanowire transistors with 3 nm gate length, Appl Phys Lett, vol.97, issue.6, p.62105, 2010.

J. Goldberger, A. I. Hochbaum, R. Fan, and P. Yang, Silicon vertically integrated nanowire field effect transistors, Nano Lett, vol.6, issue.5, pp.973-977, 2006.

N. Singh, A. Agarwal, L. K. Bera, T. Y. Liow, R. Yang et al., High-performance fully depleted silicon nanowire gate-all-around CMOS devices, IEEE Electron Device Lett, vol.27, issue.5, pp.383-386, 2006.

S. D. Suk, S. Lee, S. Kim, E. Yoon, M. Kim et al., High performance 5nm radius twin silicon nanowire MOSFET (TSNWFET): fabrication on bulk si wafer, characteristics, and reliability, IEEE International Electron Devices Meeting, pp.717-720, 2005.

B. Yang, K. D. Buddharaju, S. Teo, N. Singh, G. Q. Lo et al., Vertical silicon-nanowire formation and gate-all-around MOSFET, Electron Device Lett IEEE, vol.29, issue.7, pp.791-794, 2008.

D. Kwong, X. Li, Y. Sun, G. Ramanathan, Z. X. Chen et al., Vertical Silicon Nanowire Platform for Low Power Electronics and Clean Energy Applications, J. Nanotechnol, p.21, 2012.

A. Thean, D. Yakimets, H. Bao, T. Schuddinck, P. Sakhare et al., Vertical device architecture for 5nm and beyond: device & circuit implications. Symposium on VLSI Technology Digest of Technical Papers, pp.27-28, 2015.

G. Larrieu and X. Han, Vertical nanowire array-based field effect transistors for ultimate scaling, Nanoscale, vol.5, issue.6, p.2437, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00797210

G. Larrieu, Y. Guerfi, X. L. Han, and N. Clement, Vertical field effect transistor with sub-15 nm gate-all-around on Si nanowire array, Solid State Device Research Conference (ESSDERC), pp.202-205, 2015.

Y. Guerfi, F. Carcenac, and G. Larrieu, High resolution HSQ nanopillar arrays with low energy electron beam lithography, Microelectron Eng, vol.110, pp.173-176, 2013.

X. L. Han, G. Larrieu, and E. Dubois, Realization of vertical silicon nanowire networks with an ultra-high density by top-down approach, J Nanosci Nanotechnol, vol.10, pp.7423-7427, 2010.

C. Rzeminski, X. L. Han, and G. Larrieu, Understanding of the retarded oxidation effects in silicon nanostructures, Appl Phys Lett, vol.100, pp.263111-263112, 2012.

X. L. Han, G. Larrieu, P. F. Fazzini, and E. Dubois, Realization of ultra-dense arrays of vertical silicon NWs with defect free surface and perfect anisotropy using a top-down approach, Microelectron Eng, vol.88, issue.8, pp.2622-2624, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00795901

Y. Guerfi, J. Doucet, and G. Larrieu, Thin-dielectric-layer engineering for 3D nanostructure integration using an innovative planarization approach, Nanotechnology, vol.26, p.425302, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01942316

X. L. Han, G. Larrieu, E. Dubois, and F. Cristiano, Carrier injection at silicide/silicon interfaces in nanowire based-nanocontacts, Surf Sci, vol.606, issue.9, pp.836-839, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00787379

J. Colinge, C. Lee, C. Afzalian, A. Akhavan, N. Yan et al., Nanowire transistors without junctions, Nat Nanotechnol, vol.5, pp.225-229, 2010.

N. Clement, X. L. Han, and G. Larrieu, Appl Phys Lett, vol.103, p.263504, 2013.

Y. Zhai, L. Mathew, R. Rao, M. Palard, S. Chopra et al., High-performance vertical gate-all-around silicon nanowire FET with high-k/metal gate, IEEE Trans Electron Devices, vol.61, issue.11, pp.3896-3900, 2014.

K. Tomioka, M. Yoshimura, and T. Fukui, A III-V nanowire channel on silicon for high-performance vertical transistors, Nature, vol.488, issue.7410, pp.189-192, 2012.

C. Thelander, L. E. Frobergfroberg, C. Rehnstedt, L. Samuelson, and L. Wernersson, Vertical enhancement-mode InAs nanowire field-effect transistor with 50-nm wrap gate, IEEE Electron Device Lett, vol.29, issue.3, pp.206-208, 2008.

G. Larrieu and E. Dubois, CMOS inverter based on Schottky source-drain MOS technology with low temperature dopant segregation, IEEE Electron Device Lett, vol.32, issue.6, pp.728-730, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00603004