Optimization of a BiCMOS integrated transducer for self-compensated capacitive pressure sensor

Philippe Menini, G. Blasquez, Patrick Pons, C Douziech, P Favaro, Ph Dondon

To cite this version:

Philippe Menini, G. Blasquez, Patrick Pons, C Douziech, P Favaro, et al.. Optimization of a BiCMOS integrated transducer for self-compensated capacitive pressure sensor. ICECS’99, IEEE International Conference on Electronics, Circuits and Systems, Sep 1999, Paphos, Cyprus. hal-02089708

HAL Id: hal-02089708
https://hal.laas.fr/hal-02089708
Submitted on 4 Apr 2019
OPTIMIZATION OF A BICMOS INTEGRATED TRANSDUCER FOR SELF-COMPENSATED CAPACITIVE PRESSURE SENSOR

Ph. Ménini1(*) , G. Blasquez1, P. Pons1, C. Douziech1, P. Favaro1 and Ph. Dondon2

1CNRS-LAAS, 7 av. Colonel Roche, 31077 Toulouse cedex 4, France. (*) E-mail : menini@laas.fr
2IXL, 351 Cours de la Libération, 33405 Talence cedex, France

ABSTRACT

Two new pressure sensor demonstrators have been designed and mounted using silicon/Pyrex capacitive sensing cells and analog-digital BiCMOS transducers. A ratiometric scheme has been used to self-compensate thermal drifts and nonlinearities. The first demonstrator implemented with four chips is characterized by a relative sensitivity close to -1.85%/bar, a nonlinearity in the order of 1.1%FS and an offset thermal coefficient smaller than 20 ppm/°C. The second one has been implemented with two integrated chips. It consists, on the one hand, of two pairs of converters and counters integrated in the same chip, and on the other hand, of a reference and measurement capacitors into the same sensing cell. This configuration permits to reduce stray capacitors by a factor two but also provokes interference between oscillators. Characterization and PSPICE modeling have permitted to understand, to localize causes and then to propose some solutions to avoid and/or minimize these problems.

1. INTRODUCTION

Since few years, pressure sensors are widely used in automotive, aeronautics, biomedical and environmental applications. The recent development of macro and micro-systems which can integrate multi-sensors network requires the concomitant development of digital-output sensors. Among many analog-to-digital conversion techniques [1]-[3], a simple solution consists in using variable oscillators coupled with counters. In addition, this solution allows the use of sensing capacitors which provide such advantages as low power consumption, small temperature dependence and high sensitivity [4].

In accurate sensors, the thermal drift and the nonlinearities are compensated. Conventional techniques of compensation turn out to be efficient but expensive.

In what follows, capacitive pressure sensor demonstrators based on a digital ratiometric principle are presented. They are both essentially composed by a silicon/Pyrex capacitive pressure sensing cell and an analog-digital BiCMOS transducer. This type of converter is based on the principle of charge and discharge of a capacitor with a constant current. The feasibility of this sensor type has been evaluated with a four chips hybrid demonstrator. A two-chip implementation has been designed to yield a high value of self-compensation for nonlinearities and thermal drifts, with stray capacitors as small as possible in order to obtain the best features.

2. SENSOR DESCRIPTION

2.1 Sensing Cell

Designed and realized in LAAS, the sensing cell is basically a miniature variable capacitor composed by a silicon diaphragm and a metal plate deposited on a rigid Pyrex 7740 substrate [5]. Silicon and Pyrex are bonded by means of anodic bonding [6]. This type of cells can be electrically modeled by a pure capacitor at medium frequencies (5 to 500 kHz) because of its negligible conductance (= 10 nS) and access resistances (few ohms). It presents a high pressure sensitivity, an excellent long term stability and can withstand elevated overpressures [7]. The specimen used to implement the sensor demonstrator has a capacitance in the order of 34 picofarad at rest. The absolute pressure response C for pressures P between 1 and 6 bars and for temperatures θ varying from -10°C to 90°C is shown in Fig. 1. Clearly, the behavior in this operating range is almost linear and can be modeled by :

\[
C(P,θ) = C_0(θ) + S(θ) P + NL(P,θ)
\]

where \(C_0\) is the sensor capacitance when \(P=0\), which is referred to as the offset capacitance hereafter ; \(S\) is the sensitivity parameter depending on the diaphragm structure and its geometry (+ 1.35 pF/bar in this case) ; and \(NL\) is the nonlinearity : with respect to a linear model computed using the least squares curve fitting, the nonlinearity, expressed in percentage of the full measurement scale, is in the ± 2.5 % FS range.

Fig. 1 : Absolute response of the sensing cell between 1 and 6 bars and for temperatures from -10°C to 90°C.

The thermal behavior of the sensing cell can be evaluated by both the offset and the sensitivity thermal coefficients respectively \(TC[C_0]\) and \(TC[S]\) defined by
TC[X] = \partial X/(X,0). As the drifts are quasi-linear between -10°C to 90°C, and very small, these thermal coefficients can be approximated by constants:

\[ TC[C_\alpha] = -59 \text{ ppm/}^\circ \text{C} \text{ and } TC[S] = -222 \text{ ppm/}^\circ \text{C}. \]

2.2 Interface circuit

The circuit described in this paper consists of two main blocks : (i) an analog one with two triangular oscillators and (ii) a digital one which gives an 11-bits output number proportional to the capacitance and then to the pressure [8].

(i) Analog block : Capacitance/Period Converter

Several alternative approaches can be used to convert capacitance variations into electrical signal [1],[2],[9],[10]. This converter has been designed to generate a triangular wave-form with time period proportional to the capacitance. It operates on the principle of charge and discharge of a capacitor with constant current I, between two thresholds voltages V_L and V_H. This type of oscillator can be modeled by a charging current source (I_o), a discharging one (2I_o), a MOS-T switch and a control logic circuit (CLC) which drives the switching on and the switching off. The CLC consists of two threshold NPN-input comparators and a RS logic-gate.

Considering the switching delay \( \Delta t \), the theoretical time period \( \tau \) of the signal is given by:

\[ \tau = \tau_d + kC \]

where \( \tau_d = 4 \Delta t \) and \( k = 2 \left( V_{H} - V_{L} \right)/I_o \).

Even if the CLC has been designed with fastest components, the offset \( \tau_d \) remains close to 350 ns.

In order to keep \( k \) as constant as possible, threshold voltages are defined by using a high stability reference voltage source (V_ref) called "Band-gap source". By design, the theoretical current value I_o is 20.2 \( \mu \)A and the peak-to-peak amplitude (\( V_H - V_L \)) of the oscillations is equal to 1.2 V.

Detailed analysis of converter's offset and sensitivity reveal the existence of a leakage current \( I_f \) and stray capacitors \( C_s \). In the order of 450 nA, \( I_f \) is essentially due to comparators' input impedance (\( Z_{in} \)) while stray capacitors have been estimated in the range of 3.5 picofarads. Moreover, in addition to the current source thermal behavior, these two parameters make the converter's thermal drifts much more important (e.g., TC[Offset] exceeds 0.2% / °C).

By including \( I_f \) and \( C_s \) in (2) and assuming that the thermal drift of threshold voltages are negligible, the thermal behavior of the converter can be defined by:

\[ \frac{\partial \tau}{\tau} = (1-a) \left[ \frac{1}{1+b} \right] \frac{\partial C}{C} + \left[ \frac{b}{1+b} \right] \frac{\partial C_s}{C_s} \]

\[ - \left[ \frac{1+c}{1-c} \right] \frac{\partial I_f}{I_f} - \left[ \frac{2c}{1-c} \right] \frac{\partial Z_{in}}{Z_{in}} \]

with \( a = \tau_d/\tau \), \( b = C_s/C \) and \( c = \left( I_f/I_o \right)^2 \).

Even if \( a, b, c \ll 1 \), it clearly appears that the period thermal drifts are still determined by those of the current source. The easiest improvement to reduce significantly the leakage current consists in replacing the NPN-input comparators by NMOS input comparators.

(ii) Digital block : Ratiometric Digital Output

This block consists of two converters connected to the capacitors \( C \) and \( C_r \) where \( C \) stands for the sensing cell and \( C_r \) for a constant reference capacitor. The main goal of this block is to generate a binary number proportional to \( \tau_d/\tau \) (i.e., \( C_r/C \)) in order to obtain a maximum level of self-compensation for both nonlinearities and thermal drifts [11].

While the reference counter counts a constant number \( N_o \) of periods \( \tau \), the second one counts \( N \) periods \( \tau \) such as \( N \tau = N_o \tau_r \). Consequently, \( N \) is given by:

\[ N = N_o \frac{\tau_r}{\tau} \]

Theoretically, if \( \tau_d \ll \tau \), this relationship being independent of the current. So, its drifts have no impact on the response and then \( N \) becomes proportional to \( C_r/C \).

3. SENSOR CHARACTERIZATION

In order to identify primary parameters determining the sensor behavior, two demonstrator versions were implemented and tested. The basic platform is shown in Fig. 2.

![Fig. 2 : Evaluation platform composed of integrated A/D BiCMOS converters, ceramic capacitors and a sensing cell on a ceramic substrate.](image327to517)

3.1 Four chips hybrid sensor

This mock-up results from the assembly of two sensing capacitors and two distinct but similar converters. Pressure is only applied to one of the sensing cells, the other being used as a reference capacitor. As the devices are matched, this implementation offers a high level of self-compensation [11].

Figure 3 shows the ratio \( R = N/N_o \) between 1 and 6 bars for temperatures from -10°C to 90°C.
Irrespective of temperature, the response is almost linear. The nonlinearity is situated in the range of ±1.1% FS. As expected, it is significantly less than that of the sensing cell but not as low as computed in [7]. In addition, the relative sensitivity of this demonstrator is about 1.85% / bar. It is quite two times smaller than that expected.

These results can be explained by stray capacitors \( C_s \) connected in parallel to \( C \) and \( C_r \). With the simplest model:

\[
R = \frac{(C_r + C_s)}{(C + C_s)}
\]  

(5)

\( C_s \) has been evaluated in the order of 10 pF. Few experiences have shown that these stray capacitors are essentially due to interconnections. They introduce a decrease of sensitivity and make the nonlinearity increase [11].

As the offset thermal coefficient doesn't exceed 20 ppm/°C (up to one hundred lesser than that of the converter), the self-compensation of thermal drifts is very efficient.

From (5), the thermal coefficient of the sensor offset is given by (6):

\[
TC[R_o] = \frac{1}{C_r + C_s} \left( \frac{\partial C_r}{\partial \theta} + \frac{\partial C_s}{\partial \theta} \right) - \frac{1}{C_o + C_s} \left( \frac{\partial C_o}{\partial \theta} + \frac{\partial C_s}{\partial \theta} \right)
\]

(6)

So, the compensation can be total if the double condition (7) is realized:

\[
C_r = C_o \quad \text{and} \quad \frac{\partial C_r}{\partial \theta} = \frac{\partial C_o}{\partial \theta}
\]

(7)

3.2 Two chips implementation

This mock-up has been mounted using two converters integrated into the same chip and a silicon/Pyrex sensing cell which contains both the reference and the measurement capacitors. The main goal of such an implementation is to obtain the best possible “matching” of converters, to reduce as much as possible stray capacitors and to assess the feasibility of integration.

Figure 4 represents the comparison between the experimental sensor response and the computed one \( \frac{C_r}{C} \).

4. DISCUSSION

4.1 Phenomena description

Figure 4 shows that the ratio \( R \) remains constant and equal to 1 for \( P \leq 3 \) bars. This implies that the two oscillators are working at the same frequency, or in other words, they are synchronized.

Experimentally, the two oscillators output signal have been visualized. It appears that each transition relative to a switch commutation on one oscillator introduce a parasitic voltage pulse on the other.

4.2 PSPICE Modeling

The complete sensor behavior has been modeled with PSPICE level 2 as it is shown on Fig. 5. The switch block consists of MOS transistors switch with its CLC.

By design, a switch commutation generates charges injection that provokes a current pulse and then a voltage variation on the triangular wave-form. According to the simple electrical scheme (Fig. 5), it appears that a direct link connects oscillators together through the discharging current sources. Thus, this pulse can be transferred on the other oscillator through MOST grid-to-channel capacitance \( C_{gs} \).
Fig. 5: Simple electric sensor model with PSPICE level 2.

Fig. 6: Modeling of interference between oscillators during a commutation.

Figure 6 shows the simulated effect of the reference oscillator switch commutation on the triangular waveform.

In a first approximation, the magnitude ($\Delta V_C$) of these pulses on the triangular signal is directly proportional to the d.c. voltage source ($V_{DD}$) as it is described in the relation (8):

$$\Delta V_C \approx \frac{C_{eq}}{C_{eq} + C} \times \Delta V_{DD}$$  \hspace{1cm} (8)

where $C_{eq}$ is the equivalent grid-to-channel capacitance of MOST switch and $C$ is the measured capacitance.

With the nominal value $V_{DD} = 5 \text{ V}$, the experimental peak-to-peak magnitude reaches 50 mV. Thus, even if this voltage pulse is strongly reduced on the other triangular waveform, it still exists.

4.3 Design optimization

The most efficient method to eliminate the oscillators synchronization is to design two distinct oscillators with their own current source. But, this

So, for $C$ slightly greater than $C_r$, the switch commutation in reference oscillator introduce a pulse which make the other oscillator commute prematurely. It implies that each time commutations happen quasi-simultaneously on both oscillators, it makes the ratio remaining constant. This phenomena is illustrated on Figure 7 that represents the experimental response of the two-chip implementation sensor with $C - C_r = 2.5 \text{ pF}$ at rest.
method procures two main drawbacks: first, the integrated circuit area will be more important and then makes the sensor more expensive; secondly, the matching between current sources will be poor due to component dispersion. That implies a worst efficiency of self-compensation (see section 2.2).

From eqn. (8), one solution to minimize pulses magnitude and make them negligible consists in reducing the ratio $C_{eq}/C$. Assuming that MOST capacitances ($C_{gs}$ and $C_{gd}$) are directly proportional to the channel width $W$, electrical simulations have shown that an other solution consists in reducing this parameter (i.e. MOST dimensions). But, even if the voltage variation due to switch commutation seems to be proportional to $W$, the MOST dimensions can't be indefinitely reduced. Effectively, the MOST output conductance increases while form factor decreases. Thus, the discharging current will not be constant and then disrupts sensor operation.

So, an other way to minimize this coupling effects is to add a decoupling capacitance $C_d$ between current mirror grids and ground. PSPICE simulations, shown in Fig. 8, indicate the attenuation efficiency of $C_d$ on the transmitted pulse magnitude.

![Fig. 8: Simulation of pulse attenuation efficiency of a decoupling capacitance.](image)

**5. CONCLUSION**

The pressure sensor described here is an hybrid association of a capacitive sensing cell in Silicium/Pyrex technology, and a capacitance-to-frequency transducer based on the charge and the discharge of a capacitor with constant current. The modeling response of each part allows us to explicit the transfer function of the sensor. Accurate evaluation of different parameters is achieved by both numerical simulation and experimental characterisation of the sensing cell and the electronic circuit. Studies on a simple and a ratiometric architecture show the feasibility of pressure sensor which is able to mainly self-compensate nonlinearity and drifts. In the range of ten percent of the offset frequency, the demonstrator nonlinearity is less than one percent and its thermal coefficient is about twenty parts of million by Celsius degree. Numerical simulations show that to optimize ratiometric sensor performances, it is necessary to use a perfect symmetrical architecture. These optimal performances can be obtained by integrating both converters on the same silicon substrate. Experimental results also point out several problems of interference between oscillators through grid-to-channel capacitances. One way to minimize these coupling effects is to add a 30 pF decoupling capacitance at least.

All the results obtained allow us to conclude that measurement principles and the associated technologies used are adequate to develop a new family of miniature pressure sensor which can be relatively accurate (about 1% of the full scale), cheap and easily connected with numerical communication networks.

**6. REFERENCES**


