New Technological advances for microshielded coplanar circuits on silicon


To cite this version:

HAL Id: hal-02170319
https://hal.laas.fr/hal-02170319
Submitted on 1 Jul 2019

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
New Technological advances for microshielded coplanar circuits on silicon

P. Favaro*, Ph. Menini*, N. Fabre*, J. Graffeuil*, T. Parra* and J.C. Lalaurie**

Contact : G. Blasquez, blasquez@laas.fr, fax : (33) 561 33 62 08
* LAAS-CNRS, 7 Avenue du Colonel Roche 31077 Toulouse Cedex 4
** CNES, 18 Avenue Edouard Belin 31400 Toulouse

SUMMARY
An advanced technological process for microwave coplanar circuits on silicon oxide/nitride membrane is presented. This process allows to make thick conductors with high geometric definition. Furthermore, it permits to realise microshielded circuits with minimised losses in the access ports.

Keywords : Silicon ; technology ; microwaves

1. Introduction
In the course of the last decade, the feasibility of circuits on dielectric membrane has been demonstrated [1]. The potential domain of application of this technology encompasses centimeter and millimeter waves. Along the line of works previously initiated at the University of Michigan, we are developing since 1995 an optimised process where the membrane is made of a double layer of silicon oxide and silicon nitride. This process increases the production yield and minimises the manufacturing dispersion.

In 1998, we have developed new improvements which give the circuits a protection from mechanical damages, minimise electromagnetic interferences and reduce losses in the access ports.

2. The 1996 Issue
The original process technology [2] includes three main stages :
a) dielectric film manufacturing, by thermal oxidation of the silicon wafer, and LPCVD deposition of silicon rich silicon-nitride,
b) conductor manufacturing by photolithography or by local electrochemical deposition within a photoresist mould, the latter process being appropriate for thick conductors,
c) anisotropic etching of the silicon wafer under the conductors.

In this issue, mechanical and thermomechanical stresses have been minimised. It gives the devices a high stability throughout a wide range of temperature.

Demonstrators of coplanar transmission lines and filters on membranes of 1.4 µm x 5 mm x 10 mm have been manufactured from Ø10 cm wafers, with a production yield near 100%. The loss factor per unit length is less than 0.1 dB/mm in the frequency range 1-65 GHz.

Figure 1 : Loss factor per unit length of a 75 Ω transmission line on membrane
3. The 1998 Issue

3.1 Microshielding of the circuits.

The 1998 Issue of the technological process [3] allows to manufacture shields which protect the coplanar circuits from casual mechanical damages and prevents them from interaction with the electromagnetic environment and/or adjacent circuits. In other respects, the addition of shields increases the structural rigidity and makes the wafer slicing easier, whatever the operation is made, by cleaving or by sawing.

Shield manufacturing from silicon wafers includes:

a) the deposition of an unalterable film used as an etching mask,

b) the structuration of silicon wafers by chemical micromachining,

c) the metallisation of the surface. Materials, equipment and processes used to make shields are identical with those used to make circuits.

Figure 2 shows eight covers in a perspective view. One can see the bridge, with windows on both sides for testing. Also visible are assembling wells used to join the circuit (here a bandpass filter) and the microshield cover.

The total height of a microshielded filter is between 500 µm and 1 mm.

Figure 3 shows two microwave filters on membrane before and after integration of shields.

Figure 4 illustrates the transmission factor of a bandpass filter tuned at 30 GHz, without shielding and with shields 55 µm or 210 µm high. One can see that shielding reduces the bandwidth but does not modify the central frequency.

In order to produce microshielded coplanar circuits with a good accuracy, it appears necessary to control accurately the shield height. Silicon micromachining fulfills that condition. In other respects, as the wafers used to manufacture and the shield are both made of silicon, there is no differential thermal expansion. As a consequence, such microshielded circuits are able to operate in a wide range of temperature.
3.2 Improvement of the access ports.

The 1998 Issue of the process includes another improvement: the dielectric losses in the access ports are considerably reduced [4]. In the 1996 developments, the silicon wafer was not micromachined in the portions located under the access ports in order to operate on-wafer probing without any risk of damaging membranes. Circuit losses appeared to be almost totally located in these portions. They were already reduced by using high resistivity silicon and reducing the size of the access ports.

In the 1998 process, the dielectric film has been removed from the wafer in region of the access ports. In that way the conductors lie directly on the wafer and the Schottky junction enhances circuit insulation. Such phenomenon has already been reported in [5]. In order to validate that operating mode, two transmission lines 6 mm long have been manufactured on non-micromachined wafers, one where the conductors were laid down on uncovered wafer, the other on wafer covered with the oxide/nitride film.

Figure 5 shows the loss factor per unit length obtained in both cases. Removing the film reduces the loss factor by a factor of 5 to 10 in the band 1-70 GHz. So the loss factor in the access ports at 50 Ω will be less than 0.2 dB/mm in that band.

Including this new improvements, the process is now composed of four main stages:

a) dielectric film deposition,
b) local etching of the film in the access ports,
c) conductor formation,
d) etching of the silicon wafer under the central part of the circuit.

References