J. P. Colinge, C. W. Lee, and A. Afzalian, Nanowire transistors without junctions, Nat. Nanotechnol, vol.5, pp.225-229, 2010.

G. Larrieu and X. L. Han, Vertical nanowire array-based field effect transistors for ultimate scaling, Nanoscale, vol.5, pp.2437-2441, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00797210

A. Hamzah, R. Ismail, N. E. Alias, M. L. Peng-tan, and A. Poorasl, Explicit continuous models of drain current, terminal charges and intrinsic capacitance for a long-channel junctionless nanowire transistor, Phys. Scr, vol.94, p.105813, 2019.

F. Lime, O. Moldovan, and B. Iñiguez, A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part I: DC Characteristics, IEEE Trans. Electron Dev, vol.61, issue.9, pp.3036-3041, 2014.

Y. Guerfi and G. Larrieu, Vertical Silicon Nanowire Field EffectT ransistors with Nanoscale Gate-All-Around, vol.11, p.210, 2016.

G. Larrieu, Y. Guerfi, X. L. Han, and N. Clément, Sub-15 nm gate-all-around field effect transistors on vertical silicon nanowires, Solid-State Electronics, vol.130, pp.9-14, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01898405

N. Clément, X. L. Han, and G. Larrieu, Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays, Appl. Phys. Lett, vol.103, pp.263504-263505, 2013.

C. Mukherjee, J. Pezard, G. Larrieu, and C. Maneux, 1/f Noise in 3D vertical gate-all-around junction-less silicon nanowire transistors, Proc. 47th European Solid-State Device Research Conference (ESSDERC), pp.34-37, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01695259

F. Lim, F. Ávila-herrera, A. Cerdeira, and B. Iñiguez, A compact explicit DC model for short channel Gate-All-Around junctionless MOSFETs, Solid State Electron, vol.131, pp.24-29, 2017.

G. Zhu, Subcircuit Compact Model for Dopant-Segregated Schottky Gate-All-Around Si-Nanowire MOSFETs, Trans. Electron Dev, vol.57, issue.4, pp.772-781, 2010.