A survey of microarchitectural timing attacks and countermeasures on contemporary hardware, Journal of Cryptographic Engineering, vol.8, issue.1, pp.1-27, 2018. ,
Spectre Attacks: Exploiting Speculative Execution, 40th IEEE Symposium on Security and Privacy (S&P'19), pp.1-19, 2019. ,
Meltdown: Reading Kernel Memory from User Space, 27th USENIX Security Symposium (USENIX Security 18), 2018. ,
A Survey of Side-Channel Attacks on Caches and Countermeasures, Journal of Hardware and Systems Security, vol.2, issue.1, pp.33-50, 2018. ,
Orca, 2019. ,
FLUSH+RELOAD: a High Resolution, Low Noise, L3 Cache Side-Channel Attack, Proceedings of the 23rd USENIX Security Symposium, pp.719-732, 2014. ,
Cache Attacks and Countermeasures: The Case of AES, Topics in Cryptology CT-RSA 2006, vol.3860, pp.1-20, 2006. ,
Mastik: A Micro-Architectural Side-Channel Toolkit, 2016. ,
MASCAT: Preventing Microarchitectural Attacks Before Distribution, Proceedings of the Eighth ACM Conference on Data and Application Security and Privacy, pp.377-388, 2018. ,
SCADET: a side-channel attack detection tool for tracking prime+probe, Proceedings of the International Conference on Computer-Aided Design -ICCAD '18, pp.1-8, 2018. ,
Real time detection of cache-based side-channel attacks using hardware performance counters, Applied Soft Computing, vol.49, pp.1162-1174, 2016. ,
CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware, p.47, 2014. ,
, Annual IEEE/ACM International Symposium on Microarchitecture. IEEE, pp.216-228, 2014.
Malware-aware processors: A framework for efficient online malware detection, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), pp.651-661, 2015. ,
Measuring the Gap Between FPGAs and ASICs, IEEE Transactions on computer-aided design of integrated circuits and systems, vol.26, issue.2, pp.203-215, 2007. ,
Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (csuR), vol.34, issue.2, pp.171-210, 2002. ,
Reconfigurable Hardware for High-Security/ High-Performance Embedded Systems: The SAFES Perspective, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.16, issue.2, pp.144-155, 2008. ,
URL : https://hal.archives-ouvertes.fr/hal-00446588