Skip to Main content Skip to Navigation
Conference papers

Reconfigurable Hardware for Microarchitectural Timing Attacks Detection

Abstract : Software-based microarchitectural timing attacks evolve quickly, exploiting hardware design properties that widely affect both general-purpose processors and embedded processors. Among the means of attack detection, hardware monitoring benefits from less overhead and less power consumption compared to software monitoring. Nevertheless, as usual hardware cannot be upgraded, the efficiency of a hardware monitor device component cannot be guaranteed against future attacks. In this paper, we study the feasibility of using reconfigurable hardware alongside software attacks detection to cope with microarchitectural timing attacks. We propose to use the hardware's capability of parallel execution, to deal with the problem that reconfigurable technologies suffer from a lower frequency than hardwired technologies. This architecture is designed to adapt to new attacks, because the processor can decide to reconfigure the detection logic to take them into consideration. We briefly present an implementation of a proof of concept on FPGA to validate our design.
Document type :
Conference papers
Complete list of metadata
Contributor : Yuxiao Mao <>
Submitted on : Thursday, February 11, 2021 - 12:37:28 PM
Last modification on : Thursday, June 10, 2021 - 3:48:21 AM
Long-term archiving on: : Wednesday, May 12, 2021 - 6:46:53 PM


Mao et al. - 2020 - Reconfigur...
Files produced by the author(s)


  • HAL Id : hal-03138649, version 1


Yuxiao Mao, Vincent Migliore, Vincent Nicomette. Reconfigurable Hardware for Microarchitectural Timing Attacks Detection. Rendez-vous de la Recherche et de l'Enseignement de la Sécurité des Systèmes d'Information (RESSI 2020), Dec 2020, online, France. ⟨hal-03138649⟩



Record views


Files downloads