Compact Modeling of 3D Vertical Junctionless Gate-allaround Silicon Nanowire Transistors Towards 3D Logic Design - LAAS - Laboratoire d'Analyse et d'Architecture des Systèmes Accéder directement au contenu
Article Dans Une Revue Solid-State Electronics Année : 2021

Compact Modeling of 3D Vertical Junctionless Gate-allaround Silicon Nanowire Transistors Towards 3D Logic Design

Résumé

To sustain transistor scaling beyond lateral 7nm devices, gate-all-around (GAA) junctionless vertical nanowire field effect transistors (JLNT) are one of the promising alternatives. To overcome the roadblocks of logic cell design using this emerging technology, this work explores compact modeling of 3D GAA-JLNTs based on physics of junctionless transport. The model features an explicit continuous analytical form of drain current calculations adapted for a 14 nm channel junctionless nanowire transistor (JLNT) technology and has been validated against extensive characterization results on a wide range of JLNT geometry, depicting good accuracy. Finally, preliminary simulations have been explored for performance assessment of logic circuits, such as inverters with passive load, active load and complementary topologies as well as ring oscillators, designed using the developed JLNT compact model.
Fichier principal
Vignette du fichier
SSE_fullpaper_EUROSOI-ULIS_VF.pdf (1.51 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03429568 , version 1 (15-11-2021)

Identifiants

Citer

Mukherjee Chhandak, Arnaud Poittevin, Ian O'Connor, Guilhem Larrieu, Cristell Maneux. Compact Modeling of 3D Vertical Junctionless Gate-allaround Silicon Nanowire Transistors Towards 3D Logic Design. Solid-State Electronics, 2021, 183, pp.108125. ⟨10.1016/j.sse.2021.108125⟩. ⟨hal-03429568⟩
119 Consultations
85 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More