Fabrication and characterization of Si$_3$N$_4$-MIS structures on p-type diamond

Lya FONTAINE$^1$, Karine ISOIRD$^1$, Josiane TASSELLI$^1$, Emmanuel SCHEID$^1$, Patrick AUSTIN$^1$, Alain CAZARRE$^1$, Riadh ISSAOUI$^2$

$^1$LAAS-CNRS Université de Toulouse, CNRS, UPS, Toulouse, France
$^2$LSPM Université Paris 13, Villetaneuse, France

Key words: MIS structure, MOS power devices, Si$_3$N$_4$

With its wide bandgap and interesting electronic properties, diamond is a promising material for high power applications. However, several technological obstacles have to be overcome to develop MOS diamond devices. In this context, we study the fabrication of MIS structures based on the deposition of a Si$_3$N$_4$-dielectric layer. The C(V) measurements are presented and the interface between diamond and Si$_3$N$_4$ is analyzed.

MIS structures are fabricated on a P'/P$^+$ stack on (100) diamond at LSPM laboratory with doping estimated to be $[B] = 1 \times 10^{17}$ at.cm$^{-3}$/$[B] = 1 \times 10^{20}$ at.cm$^{-3}$ for 4µm/10µm thicknesses respectively.

The diamond layers surface is chemically cleaned and treated using Ozone UV to ensure the elimination of contaminants and C-H bonds in order to limit the number of traps at the interface between diamond and the dielectric layer.

A 30nm-Si$_3$N$_4$ layer is deposited by LPCVD at 770°C. Ohmic contacts using Ti/Pt/Au are fabricated on the P+ layer and Al contacts (of a diameter of 300µm, 200µm and 100µm) were deposited on the dielectric layer.

The module and argument variations of the impedance are then measured. These characteristics show the capacitive behavior of the structures over a wide frequency range, from 1 kHz to 100 kHz. The influence of the diamond p-layer resistivity is therefore negligible. A two-element model (capacitance and resistance in parallel representing leaks) is therefore used hereafter.

C(V) measurements show the different modes of accumulation, depletion and deep depletion. Comparison between measurement and to the theoretical curve calculated from the model of the ideal MIS device highlights the presence of a significant number of traps.

The development of these functional MIS structures opens the way to the manufacturing of diamond power MOS devices, even if a limitation of the traps is still necessary.