, Timing representation of SART processing algorithms, RESULTS AND PROJECTS Figure, vol.5

M. Santarini, Driver Assistance Revs Up On Xilinx FPGA Platforms, Xcell Journal Issue, vol.66, issue.2, 2008.

,. S. Shorin-kyo, T. Okazaki, F. Koga, and . Hidano, A 100 GOPS in-vehicle vision processor for pre-crash safety systems based on a ring connected 128 4-Way VLIW processing elements, 2008 IEEE Symposium on VLSI Circuits, pp.28-29, 2002.

, Safety Recommendations Display

. Airbus, Getting to grips with CAT II / CAT III operations. Flight Operations Support and Line Assistance and AWO Interdirectorate Group, 2001.

D. J. Jobson, G. A. Woodell, S. D. Harrah, G. D. Hines, and Z. Rahman, Real-time Enhanced Vision System. Enhanced and Synthetic Vision, Proc. SPIE, vol.5802, p.5, 2005.

A. Latecoere, External and Taxi Aid Camera System. US Patent, 2000.

. Meggitt-securaplane, , vol.4, p.5

A. P. Debora and . Hersman, Safety Recommendation, National Transportation Safety Board, issue.5, 2012.

. Honeywell, . Tcas-ii/acas, and . Ii, Collision Avoidance System Users Manual

A. Naoulou, Architectures pour la stereovision passive dense temps reel : application a la stereo-endoscopie, LAAS Reports, vol.06531, p.83
URL : https://hal.archives-ouvertes.fr/tel-00110093

M. Devy, M. I. Manzano, J. L. Boizard, P. Lacroix, W. Filali et al., Integrated subsystem for Obstacle detection from a belt of microcameras, ICAR 2009. International Conference on, vol.79, p.139, 2009.

M. Ibarra and . Manzano, Vision multi-camra pour la dtection d'obstacles sur un robot de service: des algorithmes un systme intgr, LAAS Reports, vol.11838, p.110

R. Hartley and A. Zisserman, Multiple View Geometry in Computer Vision, vol.11, p.27, 2003.

D. Scaramuzza and R. Siegwart, Appearance-Guided Monocular Omnidirectional Visual Odometry for Outdoor Ground Vehicles, IEEE Transactions on Robotics, vol.24, issue.5, pp.1015-1026, 2008.

L. Wang, J. Traub, S. M. Heining, S. Benhimane, E. Euler et al., Long Bone X-ray Image Stitching Using C-arm Motion Estimation, Bildverarbeitung fr die Medizin, p.15, 2009.

Z. Yaniv and L. Joskowicz, Long Bone Panoramas from Fluoroscopic X-ray Images, Medical Image Computing and Computer-Assisted Intervention MICCAI 2001, 2208 of Lecture Notes in Computer Science, p.15, 2001.

R. Laganiere, H. Hajjdiab, and A. Mitiche, Visual reconstruction of ground plane obstacles in a sparse view robot environment, Graphical models, vol.68, issue.3, pp.282-293

A. Morfopolous, B. Metz, C. Villalpando, L. Matthies, and N. Serrano, Implementation of pin point landing vision components in an FPGA system, Aerospace Conference, p.16, 2011.

M. L. Devy-j, . Boizard-w, D. Filali, . Botero, and . Galeano, SOPC components for real time image processing: rectification, distortion correction and homography, IEEE Workshop on Electronics, Control, Measurement and Signals, p.16, 2011.

C. L. Mai, M. T. Nguyen, and N. M. Kwok, A modified Unsharp Masking method using Particle Swarm Optimization, 4th International Congress on Image and Signal Processing (CISP), vol.2, pp.646-650, 2011.

A. M. Reza, Realization of the Contrast Limited Adaptive Histogram Equalization (CLAHE) for Real-Time Image Enhancement, J. VLSI Signal Process. Syst, vol.38, issue.1, p.3544, 1920.

V. Schatz, Low-latency histogram equalization for infrared image sequences: a hardware implementation, Journal of Real-Time Image Processing, 1920.

H. G. Nguyen and J. Y. Laisne, Obstacle detection using bi-spectrum CCD camera and image processing, Intelligent Vehicles '92 Symposium., Proceedings of the, pp.42-50, 1921.

Y. Fang, K. Yamada, Y. Ninomiya, B. Horn, and I. Masaki, Comparison between infrared-image-based and visible-image-based approaches for pedestrian detection, IEEE Intelligent Vehicles Symposium, 2003. Proceedings, pp.505-510, 1921.

R. Pteri and O. Iler, Object Tracking using Joint Visible and Thermal Infrared Video Sequences, p.22, 2009.

S. Krotosky and M. Trivedi, On Color-, Infrared-, and Multimodal-Stereo Approaches to Pedestrian Detection, IEEE Transactions on Intelligent Transportation Systems, vol.8, issue.4, pp.619-629, 1922.

M. James, M. B. Suiter, and . Lapis, Multispectral image fusion for the small aircraft transportation system, p.22

O. Demuynck and J. L. Lazaro, An Efficient Approach Technique for Dynamical Infrared/Visible Images Fusion, IEEE International Symposium on Intelligent Signal Processing, pp.1-6, 1922.

M. A. Ibarra-manzano, D. Almanza-ojeda, M. Devy, J. Boizard, and J. Fourniols, Stereo Vision Algorithm Implementation in FPGA Using Census Transform for Effective Resource Optimization, 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, 2009. DSD '09, p.23, 2009.

M. Liu, J. Yao, H. Zhao, and K. Yap, Learning-Based Image Ground Segmentation Using Multiple Cues, 2nd International Congress on Image and Signal Processing, 2009. CISP '09, pp.1-5, 1924.

J. J. Little, H. P. Mallot, H. H. Bulthoff, and S. Bohrer, Inverse perspective mapping simplifies optical flow computation and obstacle detection, In Biological Cybernetics, vol.1, issue.3, p.64, 1925.

M. Bertozzi, A. Broggi, A. Fascioli, and R. Fascioli, Stereo Inverse Perspective Mapping: Theory and Applications, vol.8, p.25, 1998.

N. Simond and M. Parent, Obstacle detection from IPM and superhomography. In Intelligent Robots and Systems, IROS 2007. IEEE/RSJ International Conference on, pp.4283-4288, 1925.
URL : https://hal.archives-ouvertes.fr/inria-00141922

D. A. Galeano, M. Devy, J. Boizard, and W. Filali, Real-time architecture on FPGA for obstacle detection using inverse perspective mapping, 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS), vol.25, p.140, 2011.

Y. Gang, T. Y. Jiang, S. K. Choi, J. W. Hong, B. Bae et al., Lane and obstacle detection based on fast inverse perspective mapping algorithm, Systems, Man, and Cybernetics, vol.4, p.25, 2000.

C. Harris and M. Stephens, A Combined Corner and Edge Detection, Proceedings of The Fourth Alvey Vision Conference, p.27, 1988.

J. Shi and C. Tomasi, Good features to track, IEEE Computer Society Conference on Computer Vision and Pattern Recognition, p.27, 1994.

B. Merwan and B. François, Hardware Architecture for Visual Feature Extraction. SCaBot'12 -1st Workshop on Smart Camera for Robotic Application, Octobre, p.28, 2012.

H. Yasuura, N. Takagi, and S. Yajima, The Parallel Enumeration Sorting Scheme for VLSI, IEEE Transactions on Computers, C-31, issue.12, pp.1192-1201

M. Calonder, V. Lepetit, M. Ozuysal, T. Trzcinski, C. Strecha et al., BRIEF: Computing a Local Binary Descriptor Very Fast, IEEE Transactions on Pattern Analysis and Machine Intelligence, vol.34, issue.7, pp.1281-1298, 1929.

J. Civera, O. Grasa, A. Davison, and J. M. Montiel, 1-point RANSAC for EKF-based Structure from Motion, IEEE/RSJ International Conference on Intelligent Robots and Systems, p.30, 2009.

A. Davison, Real-time simultaneous localisation and mapping with a single camera, Ninth IEEE International Conference on Computer Vision, 2003. Proceedings, vol.2, pp.1403-1410, 2003.

J. Sola, A. Monin, and M. Devy, BiCamSLAM: Two times mono is more than stereo, 2007 IEEE International Conference on Robotics and Automation, vol.30, p.140, 2007.

H. Strasdat, J. M. Montiel, and A. J. Davison, Real-time monocular SLAM: Why filter?, 2010 IEEE International Conference on Robotics and Automation (ICRA), p.30, 2010.

G. Sibley, G. Sukhatme, and L. Matthies, Visual Sliding Window SLAM with Application to Planetary Landers, p.30

V. Bonato, E. Marques, and G. Constantinides, A Floating-Point Extended Kalman Filter Implementation for Autonomous Mobile Robots, International Conference on Field Programmable Logic and Applications, p.30, 2007.

, Grigorios Mingas, Emmanouil Tsardoulias, and Loukas Petrou. % bf An FPGA implementation of the SMG-SLAM algorithm. Microprocessors and Microsystems, vol.36, p.30, 2012.

A. Davison, Active search for real-time vision, Tenth IEEE International Conference on Computer Vision, 2005. ICCV 2005, vol.1, p.32, 2005.
DOI : 10.1109/iccv.2005.29
URL : http://www.doc.ic.ac.uk/~ajd/Publications/davison_iccv2005.pdf

A. Davison, I. Reid, N. Molton, and O. Stasse, MonoSLAM: RealTime Single Camera SLAM, IEEE Transactions on Pattern Analysis and Machine Intelligence, vol.29, issue.6, p.98, 2007.
DOI : 10.1109/tpami.2007.1049
URL : http://spiral.imperial.ac.uk/bitstream/10044/1/695/1/MonoSLAM Real-Time Single Camera SLAM.pdf

J. M. Sola-j, . Codol-n, . Mansard-s, . Lacroix-m, . Devy-c et al., RT-SLAM: A generic and real-time visual SLAM implementation, International Conference on Computer Vision Systems (ICVS'2011), Sophia Antipolis, p.32, 2011.

X. Prabhuram-gopalan, G. Wu, and . Lara, Xilinx Next Generation 28 nm FPGA Technology Overview. WP312 (v1.1), p.35, 2011.

, Introducing Innovations at 28 nm to Move Beyond Moores Law. White paper, p.35, 2012.

Z. Yang, Y. Zhu, and Y. Pu, Parallel Image Processing Based on CUDA, Computer Science and Software Engineering, vol.3, p.37, 2008.
DOI : 10.1109/csse.2008.1448

S. Asano, T. Maruyama, and Y. Yamaguchi, Performance comparison of FPGA, GPU and CPU in image processing, International Conference on Field Programmable Logic and Applications, p.37, 2009.

B. Shi, S. Chen, F. Huang, C. Wang, and K. Bi, The Parallel Processing Based on CUDA for Convolution Filter FDK Reconstruction of CT, Parallel Architectures, Algorithms and Programming (PAAP), p.37, 2010.

H. Kong-phoon, M. Yap, and C. Chai, A Highly Compatible Architecture Design for Optimum FPGA to Structured-ASIC Migration, IEEE International Conference on Semiconductor Electronics, 2006. ICSE '06, p.37, 2006.

. Xilinx, Virtex-6 FPGA Configurable Logic Block User Guide. UG364 (v1.2), vol.38, p.39, 2012.

. Xilinx, Virtex-6 FPGA Extended Overview. Xilinx Product Marketing, p.39, 2009.

. Xilinx, Virtex-6 FPGA DSP48E1 Slice User Guide. UG369 (v1.3), p.40, 2011.

. Xilinx, Virtex-5 FPGA RocketIO GTP Transceiver User Guide. UG196 (v2.1), p.41, 2009.

. Inc and . Berkeley, Design Technology. High-Level Synthesis Tools for Xilinx FPGAs

. Xilinx, Virtex-6 FPGA DSP48E1 Slice. User Guide, UG369 (v1.3), p.40, 2011.

H. Rosinger, Connecting Customized IP to the MicroBlaze Soft Processor Using the Fast Simplex Link (FSL) Channel. XAPP529 (v1.3), p.42, 2004.

. Xilinx, Timing Closure User Guide, vol.44, p.59, 2011.

. Xilinx, Embedded Processor Block in Virtex-5 FPGAs Reference Guide. UG200 (v1.8), vol.46, p.52, 2010.

. Xilinx, . Logicore, and . Multi, Port Memory Controller (MPMC) Product Specification. DS643 (v6.03.a), vol.48, p.49, 2011.

. Xilinx, Memory Interface Solutions User Guide, p.48, 2010.

. Xilinx, . Logicore, and . Muli, Port Memory Controller. V6.03.1 ds643

. Xilinx, Memory Interface Solutions. User Guide, UG086 (v3.6), p.50, 2010.

. Xilinx, MicroBlaze Processor Reference Guide. UG081 (v9.0), p.51

A. , Nios II Processor Reference Handbook, p.53, 2011.

, Avalon Interface Specifications, 1954.

J. Cong, S. Liu, J. Neuendorffer, K. Noguera, Z. Vissers et al., High-Level Synthesis for FPGAs: From Prototyping to Deployment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.30, issue.4, p.55, 2011.
DOI : 10.1109/tcad.2011.2110592
URL : http://ballade.cs.ucla.edu/%7Econg/papers/j-83.pdf

K. Wakabayashi, C-based behavioral synthesis and verification analysis on industrial design examples, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, ASP-DAC '04, vol.344348, p.55, 2004.
DOI : 10.1109/iscas.2005.1465989

S. Jeeawoody, New Tools Take the Pain out of FPGA Synthesis, Second Quarter, vol.56, 2012.

. Xilinx, ChipScope Pro 12.1 Software and Cores. UG029 (v12.1), p.58, 2010.

, Design Debugging Using the SignalTap II Logic Analyzer. Quartus II Handbook Version 12.0, 1958.

. Xilinx, Timing Closure User Guide, p.59, 2011.

A. , Ethernet and the NicheStack TCP/IP Stack -Nios II Edition, 1960.

. Xilinx and . Library, , vol.60, p.124, 2007.

. Xilinx and . Logicore-ip-divider-generator, Product Specification. UG086 (v3.6), p.72, 2011.

. Inc, Nomadic Technologies. Nomad Scout User's Manual. Part number : DOC00004, p.83, 1999.

. Jai, Digital Monochrome Quad Speed CMOS Progressive Scan Camera CV-A33CL Operation Manual. Version 1.0 Revision A, vol.83

, Cypress Semiconductors. EZ-USB FX2 Technical Reference Manual. Version 2.1, p.84, 2000.

. Xilinx, System Generator for DSP Getting Started Guide. UG639 (v 13.1), 0104.

M. Ibarra-manzano and D. Almanza-ojeda, An FPGA Implementation for Texture Analysis Considering the Real-Time Requirements of Vision-Based Systems, Reconfigurable Computing: Architectures, Tools and Applications, 6578 of Lecture Notes in Computer Science, vol.110, p.114, 2011.

. Terasic, TRDB D5M 5 Mega Pixel Digital Camera Development Kit. Document Version 1.2, p.113, 2010.

A. , Stratix III 3SL150 Development Board Reference Manual. Version 1.4, p.113, 2008.

, IG-500A Sub-miniature AHRS User Manual. Revision: 8 19, SBG Systems, p.130, 2009.

, Xilinx. ML605 Hardware User Guide UG534 (v1.7). UG534 (v1.7), p.132, 2012.

, Vamsi Boppana. An Extensible Processing Platform Family. Xilinx Zynq-7000 EPP, p.138, 2011.