. Bibliographie, Baliga, Fundamentals of power semiconductor devices Coception d'une nouvelle génération de transistor FLYMOS vertical de puissance dépassant la limite conventionnelle du silicium [4] M. Gharbi, « La tenue en tension et le calibre en courant du transistor MOS vertical dans la gamme de tension (300 V à 100 V), Conception de transistor MOS haute tension Modern power devices Theory of Semiconductor Superjunction Devices Miyasaka, « Simulated superior performances of semiconductor superjunction devices Cézac, F. Morancho, P. Rossel, H. Tranduc, et A. Payre-Lavigne, « A new generation of power unipolar devices: the concept of the floating islands MOS transistor (FLIMOST) », in Power Semiconductor Devices and ICs Proceedings. The 12th International Symposium on, pp.62546262-423426, 1200.

M. Farahmand, Monte Carlo simulation of electron transport in the III-nitride wurtzite phase materials system: binaries and ternaries, IEEE Transactions on Electron Devices, vol.48, issue.3, p.535542, 2001.
DOI : 10.1109/16.906448

P. Brosselard and . Conception, Réalisation et Caractérisation d'interrupteurs (thyristors et JFETs) haute tension (5kV) en carbure de silicium, Thèse de doctorat de l'INSA de, 2004.

B. A. Hull, « Development of Large Area (up to 1.5 cm2) 4H-SiC 10 kV Junction Barrier Schottky Rectifiers, Mater. Sci. Forum, vol.600603, p.931934, 2009.

M. K. Das, « A 13 kV 4H-SiC n-Channel IGBT with Low Rdiff,on and Fast Switching, Mater. Sci. Forum, vol.600603, p.11831186, 2009.
DOI : 10.4028/www.scientific.net/msf.600-603.1183

S. Krishnaswami, Gate oxide reliability of 4H-SiC MOS devices, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual., p.592593, 2005.
DOI : 10.1109/RELPHY.2005.1493158

A. Bykhovski, B. Gelmont, and E. M. Shur, The influence of the strain???induced electric field on the charge distribution in GaN???AlN???GaN structure, Journal of Applied Physics, vol.48, issue.11, p.6734, 1993.
DOI : 10.1063/1.354787

O. Ambacher, Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N- and Ga-face AlGaN/GaN heterostructures, Journal of Applied Physics, vol.15, issue.6, p.3222, 1999.
DOI : 10.1063/1.366585

W. Saito, Y. Takada, M. Kuraguchi, K. Tsuda, and E. I. Omura, Recessed-gate structure approach toward normally off high-Voltage AlGaN/GaN HEMT for power electronics applications, IEEE Transactions on Electron Devices, vol.53, issue.2, p.356362, 2006.
DOI : 10.1109/TED.2005.862708

Y. Uemoto, Gate Injection Transistor (GIT)???A Normally-Off AlGaN/GaN Power Transistor Using Conductivity Modulation, IEEE Transactions on Electron Devices, vol.54, issue.12, pp.12-33933399, 2007.
DOI : 10.1109/TED.2007.908601

W. Chikhaoui, Etude des mécanismes physiques responsables des dysfonctionnements des transistors HEMTs à base d'hétérostructures AlGaN, GaN et AlInN, 2011.

L. Lorenz, G. Deboy, A. Knapp, and E. M. März, COOLMOS/sup TM/-a new milestone in high voltage power MOS, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312), pp.3-10, 1999.
DOI : 10.1109/ISPSD.1999.764028

M. Saggio, D. Fagone, E. S. Musumeci, and . Mdmesh, TM: innovative technology for high voltage Power MOSFETs, Power Semiconductor Devices and ICs Proceedings. The 12th International Symposium on, pp.65-68, 2000.
DOI : 10.1109/ispsd.2000.856774

P. Leturcq, « Tenue en tension des semi-conducteurs de puissance

A. S. Grove, O. Leistiko, and W. W. Hooper, « Effect of surface fields on the breakdown voltage of planar silicon p-n junctions, IEEE Trans. Electron Devices, vol.14, issue.3, p.157162, 1967.

V. A. Temple, Junction termination extension (JTE), A new technique for increasing avalanche breakdown voltage and controlling surface electric fields in P-N junctions, 1977 International Electron Devices Meeting, p.423426, 1977.
DOI : 10.1109/IEDM.1977.189277

L. Théolier, H. Mahfoz-kotb, K. Isoird, and E. F. Morancho, « A new junction termination technique: the Deep Trench Termination (DT 2) », in Power Semiconductor Devices & IC's, 21st International Symposium on, pp.176-179, 2009.

F. Conti and M. Conti, « Surface breakdown in silicon planar diodes equipped with field plate », Solid-State Electron, p.93105, 1972.
DOI : 10.1016/0038-1101(72)90070-6

V. P. O-'neil and P. G. , Alonas, « Relation between oxide thickness and the breakdown voltage of a planar junction with field relief electrode, IEEE Trans. Electron Devices, vol.26, issue.7, p.10981100, 1979.

S. Yasuda and T. Yonezawa, « High-voltage planar junction with a field-limiting ring », Solid-State Electron, p.423427, 1982.
DOI : 10.1016/0038-1101(82)90128-9

P. Austin, J. L. Sanchez, and E. R. Berriane, Optimization of PP??? junction termination for new power devices, Solid-State Electronics, vol.39, issue.4, p.593599, 1996.
DOI : 10.1016/0038-1101(95)00192-1

K. Hwang and D. H. Navon, Breakdown voltage optimization of silicon p-?-v planar junction diodes, IEEE Trans. Electron Devices, vol.31, issue.9, p.11261135, 1984.

«. A. Mauran, New Junction Termination Using a Deep Trench Filled With BenzoCycloButene, IEEE Electron Device Lett, vol.30, issue.6, p.687689, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00991660

S. M. Sze and G. Gibbons, Avalanche breakdown voltages of abrupt and linearly graded p-n junctions in Ge, Si, GaAs, and Gap, p.111113, 1966.

F. Morancho, De nouvelles limites pour le compromis " résistance passante spécifique/tenue en tension " des composants unipolaires de puissance, 2004.

T. Minato, T. Nitta, A. Uenisi, M. Yano, M. Harada et al., Which is cooler, trench or multi-epitaxy? Cutting edge approach for the silicon limit by the super trench power MOS-FET (STM), 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094), p.7376, 2000.
DOI : 10.1109/ISPSD.2000.856776

T. Nitta, T. Minato, M. Yano, A. Uenisi, M. Harada et al., Experimental results and simulation analysis of 250 V super trench power MOSFET (STM), 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094), p.7780, 2000.
DOI : 10.1109/ISPSD.2000.856777

S. Sapp, P. Thorup, and E. A. Challa, Novel Low Capacitance VDMOS Device for Switching and RF Power Amplification, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005., p.187190, 2005.
DOI : 10.1109/ISPSD.2005.1487982

J. Glenn and J. Siekkinen, A novel vertical deep trench RESURF DMOS (VTR-DMOS), 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094), 2000.
DOI : 10.1109/ISPSD.2000.856805

H. Mahfoz-kotb, L. Théolier, F. Morancho, K. Isoird, P. Dubreuil et al., Feasibility study of a junction termination using deep trench isolation technique for the realization of DT-SJMOSFETs, 2008 20th International Symposium on Power Semiconductor Devices and IC's, 2008.
DOI : 10.1109/ISPSD.2008.4538959

P. M. Shenoy, A. Bhalla, and G. M. Dolny, Analysis of the effect of charge imbalance on the static and dynamic characteristics of the super junction MOSFET, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312), p.99102, 1999.
DOI : 10.1109/ISPSD.1999.764069

M. Brunet, P. Dubreuil, H. Mahfoz-kotb, A. Gouantes, and A. Dorthe, Factorial experimental design applied to DRIE for optimised process in power electronics applications requiring high-aspect ratio trenches, Microsystem Technologies, vol.17, issue.4, p.14491457, 2009.
DOI : 10.1007/s00542-009-0893-3
URL : https://hal.archives-ouvertes.fr/hal-01443060

M. A. Blauw and T. Zijlstra, van der Drift, « Balancing the etching and passivation in time-multiplexed deep dry etching of silicon, J. Vac. Sci. Technol. B Microelectron

C. K. Chung, H. C. Lu, and T. H. Jaw, High aspect ratio silicon trench fabrication by inductively coupled plasma, Microsystem Technologies, vol.6, issue.3, pp.106-108, 2000.
DOI : 10.1007/s005420050008

N. Di-miceli-raimondi, L. Prat, C. Gourdon, and E. J. Tasselli, Experiments of mass transfer with liquid???liquid slug flow in square microchannels, Chemical Engineering Science, vol.105, pp.169178-2014
DOI : 10.1016/j.ces.2013.11.009
URL : https://hal.archives-ouvertes.fr/hal-01340709

D. Gupta, « Plasma immersion ion implantation (PIII) process-physics and technology, Int. J. Adv. Technol, vol.2011, 2015.

N. W. Cheung, « Plasma immersion ion implantation for semiconductor processing, Mater. Chem. Phys, vol.46, issue.23, p.132139, 1996.
DOI : 10.1016/s0254-0584(97)80006-5

S. Seok, BCB Cap Packaging of MEMS Switches Integrated With 100-$\mu{\rm m}$ MMIC Wafer, IEEE Transactions on Components, Packaging and Manufacturing Technology, vol.3, issue.11, pp.17991803-2013
DOI : 10.1109/TCPMT.2013.2278713

M. Makihata, Integration and packaging technology of MEMS-on-CMOS tactile sensor for robot application using molded thick BCB layer and backside-grooved electrical connection, 2011 16th International Solid-State Sensors, Actuators and Microsystems Conference, pp.815-818, 2011.
DOI : 10.1109/TRANSDUCERS.2011.5969490

H. Gao, H. Tan, W. Zhang, K. Morton, and S. Y. Chou, Air Cushion Press for Excellent Uniformity, High Yield, and Fast Nanoimprint Across a 100 mm Field, Nano Letters, vol.6, issue.11, p.24382441, 2006.
DOI : 10.1021/nl0615118

L. Marigo-lombart, « Self-aligned BCB planarization method for highfrequency signal injection in a VCSEL with an integrated modulator, p.98921, 2016.

«. Klebosol® and S. Products, Rohm and Haas Company, Form No. CP07N026 Rev, p.1, 2007.

J. Almerico, S. Ross, P. Werbaneth, J. Yang, and E. P. Garrou, « Plasma etching of thick BCB polymer films for flip chip bonding of hybrid compound semiconductor-silicon devices », 2001.

W. R. Buchwald and K. Vaccaro, Sidewall profile control of thick benzocyclobutene reactively ion etched in CF[sub 4]???O[sub 2] plasmas, Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, vol.23, issue.1, p.51, 2005.
DOI : 10.1116/1.1835313

Q. Chen, Z. Wang, Z. Tan, and L. Liu, Characterization of reactive ion etching of benzocyclobutente in SF6/O2 plasmas, Microelectronic Engineering, vol.87, issue.10, 2010.
DOI : 10.1016/j.mee.2009.11.165

S. Irving and «. A. , Dry Photoresist Removal Method », présenté à Proceedings of Kodak Photoresist seminar, p.2629, 1968.

F. Gualandris, Some etch properties of doped and undoped silicon oxide films formed by atmospheric pressure and plasma-activated chemical vapor deposition, Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, vol.3, issue.6
DOI : 10.1116/1.582947

K. Fischer and R. Suss, Spray coating - a solution for resist film deposition across severe topography, IEEE/CPMT/SEMI 29th International Electronics Manufacturing Technology Symposium (IEEE Cat. No.04CH37585), 2004.
DOI : 10.1109/IEMT.2004.1321686

H. Arbess, F. Baccar, L. Theolier, S. Azzopardi, and E. E. Woirgard, « Mechanical stress investigation after technological process in Deep Trench Termination DT2 using BenzoCycloButene as dielectric material, Microelectron. Reliab, vol.55, pp.910-20172021, 2015.
DOI : 10.1016/j.microrel.2015.07.019

S. Noblecourt, J. Tasselli, F. Morancho, K. Isoird, and P. , Austin : « Design and realization of Deep Trench SuperJunction Diode for 600V applications», European Journal of Electrical Engineering, vol.17, pp.5-6, 2014.

S. Noblecourt, J. Tasselli, F. Morancho, K. Isoird, and P. , Austin : « Design Optimization of Deep Trench Termination for Superjunction Power Devices», Journal of Microelectronics and Computer Science, vol.6, pp.6-117, 2015.

*. Conférences, S. Noblecourt, J. Tasselli, F. Morancho, K. Isoird et al., Austin : « An Improved Junction Termination Design Using Deep Trenches for Superjunction Power Devices, MIXDES 2015, pp.25-27, 2015.

S. Noblecourt, J. Tasselli, F. Morancho, K. Isoird, P. Austin et al., Lecestre : « Design and réalisation of Deep Trench-Superjunction power devices, 2013.
DOI : 10.1109/mixdes.2015.7208583