C. H. Tung, C. K. Cheng, M. K. Radhakrishan, and N. M. Iyer, Physical failure analysis to Distinguish EOS and ESD Failures, Proceedings of 9 th IPFA, 2002.

C. Diaz, S. M. Kang, and C. Duvvury, Tutorial Electrical Overstress and Electrostatic discharge, IEEE Transactions On Reliability, vol.44, issue.1, 1995.

S. Chend and M. Ker, Area-Efficient ESD-Transient Detection Circuit With Smaller Capacitance for On-Chip Power-Rail ESD Protection in CMOS ICs, IEEE Transactions On Circuits And Systems-II: Express Briefs, vol.56, issue.5, 2009.

J. Standard, Electrostatic Discharge (ESD) Sensitivity testing Human Body Model (HBM), pp.22-114, 2008.

T. S. Speakman, A Model for the Failure of Bipolar Silicon Integrated Circuits Subjected to Electrostatic Discharge, International Reliability Physics Symposium (IRPS), pp.60-69, 1974.

P. R. Bossard, R. G. Chemelli, and B. A. Unger, ESD Damage from Triboelectrically Charged Pins, EOS/ESD Symposium, 1980.

R. Renninger, M. Jon, D. L. Lin, T. Diep, and T. L. Welsher, A Field-Induced ChargedDevice Model Simulator, EOS/ESD Symposium, 1989.

J. Standard, Electrostatic Discharge (ESD) Sensitivity Testing, Machine Model (MM), pp.22-115, 2010.

. Iec/cei, Méthodes pour la simulation des effets électrostatiques-Modèles de Machine (MM)-Essais des composants, pp.61340-61343, 2002.

J. Standard, Field-induced Charged-Device Model Test method for ElectrostaticDischarge-Withstand thresholds of microelectronic components, pp.22-101, 2009.

B. Jeppesen and C. Bussmann, Electrostatic Discharge Specifications And Protection Methods, Conference proceedings Northcon, pp.134-137, 1998.

R. Ashton, The Future of ESD Testing, pp.14-21, 2008.

. Iec-pub, Electromagnetic compatibility for industrial process measurement and control equipment, Part 2: Electrostatic discharge requirements

, Chapitre I : Protection des circuits intégrés 45

. Norme-internationale, Compatibilité Electromagnétique (CEM)-partie 4-2: Techniques d'essai et de mesure-essai d'immunité aux décharges électrostatiques, 2001.

. Norme-internationale, Compatibilité Electromagnétique (CEM)-partie 4-2: Techniques d'essai et de mesure-essai d'immunité aux décharges électrostatiques, 2001.

M. A. Kelly, An Investigation of Human Body Electrostatic Discharge" ISTFA '93: The 19th International Symposium for Testing & Failure Analysis, pp.15-19, 1993.

S. Frei and D. Pommerenke, Fields on the horizontal coupling plane excited by direct ESD and discharges to the vertical coupling plane, Journal of Electrostatics, vol.44, pp.177-190, 1998.

D. Pommerenke, ESD: waveform calculation, field and current of human and simulator ESD, Journal of Electrostatics, vol.38, pp.33-51, 1996.

M. Hirata, T. Takahashi, and N. Schibuya, Evaluation of falling time restriction of ESD immunity test current waveform, IEEE International Symposium on Electromagnetic Compatibility, pp.1-4, 2007.

R. Ashton, Is IEC 61000-4-2 ESD test reliable?", eetindia.com, EE Times-India, 2009.

K. Wang, Numerical Modeling of Electrostatic Discharge Generators, IEEE Transactions On Electromagnetic Compatibility, vol.45, issue.2, 2003.

P. Leuchtmann and J. Sroka, Transient field simulation of electrostatic discharge (ESD) in the calibration setup (acc. IEC 61000-4-2), IEEE International Symposium on Electromagnetic Compatibility, pp.443-448, 2000.

M. Schloz, On-Wafer Human Metal Model Measurements For System-Level ESD Analysis, EOS/ESD Symposium Proceedings, pp.1-9, 2009.

T. Smedes, ESD Testing Of Devices ICs And Systems, Microelectronics reliability, vol.49, pp.941-945, 2009.

W. Stadler, Do ESD fails in systems correlate with IC ESD robustness?, Microelectronics Reliability, vol.49, pp.1079-1085, 2009.

, Chapitre I : Protection des circuits intégrés, vol.46

R. Chundru, Characterization of Human Metal ESD Reference Discharge Event and Correlation of Generator Parameters to Failure Levels-Part I: Reference Event, Transactions On Electromagnetic Compatibility, vol.46, issue.4, 2004.

E. Grund, K. Muhonen, and ;. Peachey, Delivering IEC 61000-4-2 current pulses through transmission lines at 100 and 330 ohm system impedances, pp.132-141, 2008.

K. Wang, Characterization Of Human Metal ESD Reference Discharge Event And Correlation Of Generator Parameters To Failure Levels-Part II: Correlation of Generator Parameters to Failure Levels, IEEE Transactions On Electromagnetic Compatibility, vol.46, issue.4, 2004.

Y. Gao, A TLP-based Human Metal Model ESD-Generator for Device Qualification according to IEC61000-4-2, Asia-Pacific International Symposium on Electromagnetic Compatibility, 2010.

A. J. Huitsing, &. , T. Smedes, &. , and H. Schroder, A Simple Design Methodology for Increased ESD Robustness of CMOS Core Cells, Proceedings of the 29 th European Solid State Circuits Conference, ESSCIRC'03, pp.481-484, 2003.

R. C. Peppe, ESD Multiple Discharges, International Symposium On Electromagnetic Compatibility IEEE, pp.253-258, 1991.

A. Amerasekara, W. V. Abeele, L. V. Roozendaal, M. Hannemann, and P. Schofield, ESD Failures Modes: Characteristics, Mechanisms And Process Influences, vol.39, 1992.

F. Essely, Study of the ESD defects impact on ICS reliability, Microelectronics Reliability, vol.44, pp.1811-1815, 2004.

M. Verchiani, D. De-recherche, and . Technologique, Modelisation Electrothermique Pour La Prediction De La Robustesse Aux Decharges Electrostatiques : Cas Des Condensateurs Metal / Isolant / Metal TaON, 2008.

W. Stadler, From the ESD robustness of Products to the System ESD Robustness, EOS/ESD Symposium Proceedings, 2004.

A. Wallash, ESD Challenges In Magneticre Cording: Past, Present And Future, p.47, 2003.

W. Guo, Effect of Metal Routing on the ESD robustness of Dual-Direction Silicon Controlled Rectifier, 16 th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits IPFA, pp.336-336, 2009.

D. Pogany, N. Seliger, M. Litzenberger, H. Gossner, M. Stecher et al., Damage analysis in smart-power technology electrostatic discharge (ESD) protection devices" Microelectronics Reliability 39, pp.1143-1148, 1999.

P. Salomé, An Attempt to Explain Thermally Induced Soft Failures During Low Level ESD Stresses:Study of the Differences Between Soft and Hard NMOS Failures, EOS/ESD Symposium Proceedings, pp.337-345, 1997.

C. Hashimoto, Degradation of I/O Devices due to ESD-Induced Dislocations, International of Electron devices Meeting IEDM, pp.459-462, 1994.

A. Guilhaume, « Evaluation de la robustesse de circuits intégrés vis-à-vis des décharges électrostatiques, 2002.

N. Guitard, D. Trémouilles, S. Alves, M. Bafleur, F. Beaudoin et al., ESD Induced Latent Defects In CMOS ICs And Reliability Impact, 2004.
URL : https://hal.archives-ouvertes.fr/hal-00385694

J. S. Bower, M. G. Rossi, and J. R. Beall, A Study of ESD Latent Defects in Semiconductors, EOS/ESD Symposium Proceedings, p.198, 1983.

F. Essely, Optimizing Pulsed OBIC Technique For ESD Defect Localization, IEEE Transactions on Device and Materials Reliability, vol.7, issue.4, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00204574

R. N. Rountree and C. L. Hutchins, NMOS Protection Circuitry, IEEE, Trans on Electron Devices, vol.32, pp.910-917, 1985.
DOI : 10.1109/t-ed.1985.22047

C. Hawkins, The Use of Light Emission in Failure Analysis of CMOS ICs, Inter.Symp for Testing and Failure Analysis (ISTFA), 1990.

K. Nikawa and S. Tozaki, New OBIC Observation Method For Detecting Defects In Al Stripes Under Current Stressing" ISTFA, pp.303-309, 1993.

K. Nikawa and S. Inoue, New Capabilities of OBIRCH Method for Fault Localization and Defect Detection, 6 th Asian Test Stymposium Proceedings, 1997.

, Chapitre I : Protection des circuits intégrés 48

K. Sanchez, R. Desplats, F. Beaudouin, P. Perdu, S. Dudit et al., Dynamic Thermal Laser Stimulation Theory And Applications, IEEE 44 th International Reliability Physics Symposium Proceedings, 2006.
DOI : 10.1109/relphy.2006.251281

K. H. Yang, An Etch For Delineation Of Defects In Silicon, J. Electrochem. Soc, vol.131, pp.1140-1145, 1984.

D. G. Schimmel, A Comparison Of Chemical Etches For Revealing <100> Silicon Crystal Defects, J. Electrochem. Soc, vol.123, issue.5, pp.734-741, 1976.

M. Futagami, Distinction Between clean and decorated oxidation induced stacking faults by chemical etching, J. Electrochem. Soc, vol.127, pp.1172-1177, 1980.

E. Sirtl and A. Adler, Chromic-Hydrofluoric Acid As A Specific System For The Development Of Etch Pits On Silicon, Z. Metallik, vol.52, p.529, 1961.

M. W. Jenkins, A New Preferential Etch For Defects In Silicon Crystals, J. Electrochem. Soc, vol.124, 1977.

A. R. Clawson, Guide to references on III-V semiconductor chemical etching, reports: A Review journal Materials Science and Engineering, vol.31, pp.1-438, 2001.

I. I. Chapitre, Etude de la diode de protection ESD 50

I. Introduction?????????????????????????????, , vol.53

I. I. La, , vol.54

. , 2.1 Variation de la distance entre jonctions

I. Fonctionnement-dans-un-régime-de-«-fort-courant and ». , 59 III.1 L'outil de caractérisation TLP : Dispositif électrique, p.61

. , IV. Fonctionnement électrique statique????????????????????64 IV.1 Etude théorique de la caractéristique statique

. , Caractéristique statique courant-tension I(V)

V. Conclusion??????????????????????????????, , p.78

R. Bibliographiques, Références Bibliographiques

G. Bertrand, « Conception et Modélisation Electrique de structures de protection contre les décharges électrostatiques en technologies BiCMOS et CMOS analogique, 2001.

S. H. Voldman, Standardization of the Transmission Line Pulse (TLP) Methodology for Electrostatic Discharge (ESD) », EOS/ESD Symposium Proceedings, 2003.

M. Sze, Physics of semiconductor devices, 1981.

A. Z. Wang, On-chip ESD protection for integrated circuits: an IC design perspective, 2002.

A. Z. Wang, On-chip ESD protection for integrated circuits: an overview for IC designers, Microelectronics Reliability, vol.32, pp.733-747, 2001.

C. Richier, P. Salome, G. Mabboux, I. Zaza, A. Juge et al., Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 ?m CMOS process, EOS/ESD Symposium Proceedings, pp.251-259, 2000.

J. Chun and B. Murmann, Analysis and measurement of signal distortion due to ESD protection circuits, IEEE J Solid-State Circ, vol.41, issue.10, pp.2354-2358, 2006.

. Yuan-wen, M. -. Hsiao, . Dou, and . Ker, Low-capacitance ESD protection design for high speed I/O interfaces in a 130-nm CMOS process, Microelectronics Reliability, vol.49, pp.650-659, 2009.

B. Jeppesen and C. Bussmann, Electrostatic Discharge Specifications and Protection Methods, Conference proceedings Northcon, pp.134-137, 1998.

P. Besse, Investigations for a self protected LDMOS under ESD stress through geometry and Design considerations for automotive applications, EOS/ESD Symposium Proceedings, pp.348-353, 2002.

W. B. Smith, D. H. Pontius, A. Paul, and P. Budenstein, Second Breakdown and Damage in Junction Devices, IEEE Transactions On Electron Devices, vol.20, issue.8, pp.731-744, 1973.

H. Tranduc and P. Rossel, Protection des transistors MOS en régime de deuxième, p.81
DOI : 10.1051/rphysap:01982001706038900

. , Revue Phys. Appl, vol.17, pp.389-391, 1982.

A. Salman, S. Beebe, M. Pelella, and G. Feather, SOI Lateral Diode Optimization For ESD protection in 130nm and 90nm technologies, EOS/ESD Symposium Proceedings

, Référence de la répartition du courant de décharge pour des diodes totalement symétriques

J. Van-zwol, W. Kemper, and P. Bruin, Transmission Line Pulsed photo Emission Microscopy as an ESD Troubleshooting Method, EOS/ESD Symposium proceedings, 2003.

T. J. Maloney and N. Khurana, Transmission Line Pulsing techniques for circuit modelling of ESD phenomena, EOS/ESD symposium proceedings, 1985.

H. Gieser and M. Haunschild, Very Fast Transmission Line Pulsing of Integrated Structures and the Charged Device Model, IEEE Transactions on Components, Packaging, and Manufacturing Technology, pp.278-285, 1998.

H. Hyatt, J. Harris, A. Alanzo, and P. Bellew, TLP Measurements for verification of ESD Protection Device Response, IEEE Trans. on elec. Packaging manuf, vol.24, issue.2, 2001.

M. D. Ker, Correlation between Transmission-Line-Pulsing I-V Curve and Human-Body-Model ESD Level on Low Temperature Poly-Si TFT Devices, Proc. of the 11 th International Symp. of the Physical and Failure Analysis of Integrated Circuits, IPFA, pp.209-212, 2004.

L. Suling, ESD Generator Analyzed by Transmission Line Theory, The 4 th AsiaPacific Conference on Environmental Electromagnetic, CEEM, pp.521-525, 2006.

J. Barth, K. Verhaege, L. G. Henry, and J. Richner, TLP Calibration, Correlation, Standards and New techniques ESD Test, Proc. EOS/ESD Symp, pp.85-96, 2000.

H. Egawa, Avalanche Breakdown and Failure Mechanism of high Voltage Diodes, IEEE Trans. On Elec. Devices, 1966.

C. G. Garret and W. H. Brattain, Physical Theory of semi conductor surfaces, vol.99, pp.376-386, 1955.

M. Chan, ESD reliability and protection schemes in SOI CMOS output buffers, Transactions on Electron Devices, vol.42, pp.1816-1821, 1995.

M. Sze, « physics of semiconductor devices, p.82, 1981.

J. J. Liou, Modeling the tunneling current in reverse-biased p/n junctions, Solid-state electronics, vol.33, pp.971-972, 1990.

. Jean-rené-leguerre, Etude du comportement des jonctions PN à semiconducteurs en régime de multiplication par avalanche, 1976.

C. Hashimoto, Degradtion of I/O devices due to ESD induced-dislocations, Technical Digest. Of the International Electron Devices Meeting, IEDM, pp.459-462, 1994.

C. Sah, Fundamentals of Solid States Electronics, 1991.

B. Leroy, Defect Electrical Activity in silicon Devices, Part, vol.10, 2005.

M. Diatta, Failure Mechanisms of discrete protection device subjected to repetitive electrostatic discharges (ESD), p.83, 2009.
DOI : 10.1016/j.microrel.2009.06.010

URL : http://hal-ups-tlse.archives-ouvertes.fr/docs/00/94/18/12/PDF/ESREF_2009_Version_May30th.pdf

I. Chapitre,

R. Desplats, Backside Localization of Current Leakage Faults Using Thermal Laser Stimulation, 12th European Symposium Reliability of Electron Devices, Failure Physics and Analysis, pp.1539-1544, 2001.

D. Trémouilles, G. Bertrand, M. Bafleur, F. Beaudoin, P. Perdu et al., TCAD and SPICE Modeling Help Solve ESD Protection Issues in Analog CMOS Technology, 23 rd International Conference On Microelectronics (MIEL 2002) Proc, vol.2, pp.12-15, 2002.

F. Beaudoin, Current leakage fault localization using backside OBIRCH". 8th Symposium on the International Physical and Failure Analysis of Integrated Circuits Proceedings, IPFA, pp.121-125, 2001.

I. Laasch, H. M. Rittern, and A. Werner, Latent damage due to multiple ESD discharges, EOSESD Symposium Proceedings, pp.1-6, 2009.

O. Kwang-hoon,

C. Duvvury, K. Banerjee, and R. W. Dutton, Analysis of non uniform ESD current distribution in deep submicron NMOS transistors, IEEE Transactions on Electron Devices, pp.2171-2182, 2002.

Y. Hou and C. M. Tan, Transient electrical thermal analysis of ESD process using 3-D finite element method, 12 th International Symposium on Integrated Circuits (ISIC) Proceedings, pp.129-132, 2009.

D. R. Lide, CRC Handbook of Chemistry and Physics, vol.90, 2009.

. Ii, Tenue en répétitif de la diode bidirectionnelle

I. Etude-statistique-de-la-tenue-en-répétitif?????????????? and .. ?. ,

. , Corrélation des défaillances électrique et physique

V. , Mécanisme de dégradation de la diode de protection dans le mode répétitif???, p.158

V. I. , Optimisation: Implémentation d'une couche barrière??????????, p.165

. Références,

D. F. Williamson, R. A. Parker, and J. S. Kendrick, The Box Plot: a simple visual method to interpret data, Anneals of internal medicine, vol.110, 1989.

I. Laasch, H. M. Rittern, and A. Werner, Latent damage due to multiple ESD discharges, EOS/ESD Symposium Proceedings, pp.1-6, 2009.

M. Diatta, E. Bouyssou, D. Trémouilles, P. Martinez, F. Roqueta et al., Failure mechanisms of discrete protection device subjected to repetitive electrostatic discharges (ESD), Microelectronics Reliability 49, pp.1103-1106, 2009.

K. Bock, G. Russ, G. Badenes, L. Groeseneken, and . Defern, Influence of well profile and Gate Length on the ESD performance of a fully silicided 0.25µm CMOS Technology, IEEE Transactions on Components, Packaging and Manufacturing Technology, vol.21, pp.286-294, 1998.

C. F. Carobbi, M. Cati, and L. M. Millanta, Using the Log-normal Distribution in the Statistical treatment of Experimental Data affected by Large Dispersion, 2003.

C. Lu, R. Danzer, and F. D. Fischer, Fracture statistics of brittle materials: Weibull or normal distribution, Physical Review E, vol.65, p.67102
DOI : 10.1103/physreve.65.067102

, Life data analysis Reference, 1996.

L. Hribrar, Software Component Quality Prediction in the Legacy Product Development Environment Using Weibull and Other Mathematical Distributions, 17th International Conference on Software, Telecommunications & Computer Networks, pp.254-259, 2009.

R. B. Abernethy, The new Weibull Handbook, 2003.

W. Nelson, Applied Life Data Analysis, 1982.
DOI : 10.1002/0471725234

URL : https://onlinelibrary.wiley.com/doi/pdf/10.1002/0471725234.fmatter

C. F. Carobbi, M. Cati, and L. M. Millanta, Using the Log-normal Distribution in the Statistical

L. R. Goldthwaithe, Failure Rate for the Lognormal Lifetime Model, pp.208-212

W. Weibull, A statistical Publication Function of Wide Applicability, Journal of Applied Mechanics, pp.293-297, 1951.

S. Vittal and R. Phillips, Uncertainty Analysis of Weibull Estimators for interval censored-data, Annual Reliability and Maintainability Symposium (RAM'S), pp.292-297, 2007.
DOI : 10.1109/rams.2007.328067

R. Billinton and R. N. Adam, Reliability Evaluation of Engineering Systems: Concepts and Techniques, 1983.

. D. Ming and . Ker, Correlation between transmission line pulsing IV curve and and human body model ESD level on low temperature poly-si TFT devices, Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits, pp.209-212, 2004.

G. Barletta and G. Curro, Junction leakage current degradation under high temperature reverse-bias stress induced by band-defect-band tunneling in power VDMOS, Microelectronics Reliability, vol.45, pp.994-999, 2005.
DOI : 10.1016/j.microrel.2004.11.008

Z. Cezhou, Z. Desheng, and S. Baohua, The Two-Dimensional Model for the Base Surface Current in Integrated Bipolar Transistors and its Applications, Microelectronics Reliability, vol.36, pp.261-264, 1996.

P. Leturc, G. Rey, and «. , Physique des composants actifs à semiconducteurs, 1978.

N. Guitard, «Caractérisation de défauts latents dans les circuits intégrés soumis à des décharges électrostatiques, 2007.

N. Guitard and N. , Low frequency noise measurements for ESD latent defect detection in high reliability applications, Microelectronics Reliability, vol.44, pp.1781-1886, 2004.

Y. Gao, Identification of the physical signatures of CDM induced latent defects into DC-DC converter using low frequency noise measurements, Microelectronics Reliability, vol.47, pp.1456-1461, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00385697

Z. Shuang, G. Shuxu, and G. Fengli, A Novel Method to Estimate Current Leakage of Laser Diodes, The Eighth International Conference on Electronic Measurement and Instruments, ICEMI, 2007.

J. Chroboczek, Automatic, wafer-level low frequency noise measurements for the interface slow trap density evaluation, Proc. IEEE ICMTS, pp.89-90, 2003.
DOI : 10.1109/icmts.2003.1197409

N. Guitard, Caractérisation de défauts latents dans les circuits intégrés soumis à des décharges électrostatiques, 2007.

Y. Gao, Stratégies de modélisation et protection vis à vis des décharges électrostatiques(ESD) adaptées aux exigences de la norme du composant chargé (CDM), 2009.

D. Pramanik and A. X. Saxena, VLSI Metallization using aluminium and its alloys, 1986.

. G. Donal and . Pierce, Electro-Thermomigration as an electrical overstress failure mechanism, EOS/ESD symposium, 1985.

T. R. Anthony, Thermomigration processing of isolation grids in power structures », Trans on elec. Devices, vol.23, issue.8, 1976.
DOI : 10.1109/t-ed.1976.18492

B. Morillon, Etude de la thermomigration de l'aluminium dans le silicium pour la réalisation industrielle de murs d'isolation dans les composants de puissance bidirectionnels, 2005.

C. Salaméro, TCAD Methodology for ESD Robustness Prediction of smart power ESD devices, IEEE Transactions on device and Materials Reliability, vol.6, issue.3, 2006.

H. Wolf, H. Gieser, and W. Wilkening, Pulse Thermal Characterization of reverse Biased PN junction for ESD HBM simulation, Microelectronics reliability, vol.36, pp.1711-1714, 1996.
DOI : 10.1109/esref.1996.888198

A. D. Stricker, Characterization and optimization of a bipolar ESD device by measurements and simulations, Microelectronics Reliability, vol.39, pp.1563-1577, 1999.
DOI : 10.1016/s0026-2714(99)00075-x